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vSummary
This thesis explores the possibility of employing surface acoustic wave (SAW)
resonators in delta-sigma modulators. Delta-sigma modulators employing SAW
resonators promise digitization of signals with high selectivity at high frequencies.  A
fourth order band pass continuous time delta-sigma modulator employing SAW
resonators with a centre frequency of 224.7 MHz was designed and implemented. The
modulator was fabricated in 0.8um BYR technology. During testing, the fabricated
modulator displayed clear noise shaping with two RLC resonators at a centre frequency
of 1 MHz. It was later tested with a crystal resonator and a RLC resonator, also at a
centre frequency of 1 MHz, as part of the devised testing strategy. Clear noise shaping
was not observed in two separate testing sessions. It was then decided that the testing of
the modulator would stop at this stage. The modulator was found to be highly sensitive to
small changes in the capacitance of the compensation capacitor. Simulations performed
support this observation. Future work could look into making the anti-resonance
cancellation circuit more robust.
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1Chapter 1 - Introduction
Radio frequency (RF) receivers are widely used in televisions, radios and cellular
telephones. With the phenomenal popularity of cellular telephones in recent years, much
money has been poured into research in universities and companies to reduce the size and
power consumption of cellular telephones. The conventional receiver architecture, the
superheterodyne receiver, introduced by Armstrong way back in 1918, is used in 98% of
RF receivers (Abidi, 1995). Since then, other receiver architectures have been invented
and proposed. The direct conversion (Abidi, 1995) and image-reject receiver (Abidi,
1995), (Razavi, 1997) are among the more common of these other receiver architectures.
Universities and companies are continuously researching architectures that would offer a
reduction in size and power consumption, to replace the superheterodyne receiver.
1.1 Motivation
The RF receiver consists basically of three parts, RF at the front end, intermediate
frequency (IF) in the middle and the baseband portion at the back. This architecture is
commonly referred to as the superheterodyne receiver. It is illustrated in Fig. 1.1.
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2It is widely used in communication systems worldwide because it has good
dynamic range, high linearity and is very selective in terms of frequency. However, there
are drawbacks to this architecture. It requires numerous analog filters and resonators,
which take up a lot of circuit area. In addition, the many analog filtering and
amplification stages consume a lot of power. This is because parasitics and the analog IF
filters, which have low characteristic impedance need to be driven with large currents
(Abidi, 1995).
To reduce power dissipation and total circuit area of the RF receiver, new receiver
architectures are now being researched. A novel receiver architecture, the direct
conversion receiver shown in Fig. 1.2, proposes that the IF portion be removed and the
RF signal be directly converted to baseband signal.
Fig. 1.2 Direct conversion receiver architecture (Galton, 2002)
The removal of the IF portion eliminates the need for IF filters and amplifiers.
This clearly reduces the power dissipation and circuit area of the RF receiver. However,
this architecture faces several problems. It is highly sensitive to even order non-linearity,














3oscillator frequency is in the same range as the RF signals, the local oscillator signal can
potentially radiate out to other receivers and be down converted to baseband together
with the desired RF signal (Galton, 2002). This would add noise to the baseband signal in
the form of dc offset. Compounding this is the dc offset that results from circuit
mismatches (Galton, 2002).
Fig. 1.3 Superheterodyne receiver architecture with a band pass ADC (Galton, 2002)
Another architecture proposes that the digitization of the signal be done at the IF
stage. This architecture depicted in Fig. 1.3 is referred as a superheterodyne receiver with
a band pass analog to digital converter (ADC). The digitization of the signal at the IF
stage means that analog baseband filters and amplifiers would not be needed. Also, the
demodulation of the signal from IF to baseband would be done digitally. This results in
reduction in power dissipation and savings in circuit area for the RF receiver. This
architecture is a compromise between the superheterodyne and the direct conversion
receiver architecture. Although the reduction in power dissipation and circuit area is less
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4To digitize the signal at the IF stage, the ADC would need to be operating at a
higher frequency. It would also need to be a band pass ADC.
Most of the band pass delta-sigma ADCs reported up to date, are implemented in
discrete time and use switched capacitors (Singor, 1995) (Bazarjani, 1998). However,
they can operate only at low frequencies. Their maximum operating frequencies are
limited by the bandwidth of the operational amplifier and the long time constants for the
circuit waveforms to settle (page 11, Cherry, 1999). Large glitches, due to switching
transients at the virtual ground nodes of the operational amplifiers and aliasing add to the
problems of operating discrete time ADCs at high frequencies (Gregorian, 1986).
On the contrary, continuous time delta-sigma ADCs do not have all the problems
above faced by discrete time delta-sigma ADCs. Their performance is however limited by
low frequency selectivity (low Q) of LC resonators at high frequencies (Shoaei, 1995)
(Gao, 1998).
This problem may be solved, by substituting LC resonators with mechanical
resonators. Microelectromechanical structures (MEMS) resonators (Nguyen, 1999),
surface acoustic wave (SAW) resonators (Ruppel, 1993) and crystal resonators (Vig,
2003) are some examples of mechanical resonators. They can have high frequency
selectivity (high Q) and MEMS resonators, in particular, can be integrated with integrated
circuits, hence reducing further the circuit area of the RF receiver.
This thesis examines the possibility of realizing a continuous time delta-sigma
ADC employing SAW resonators. Its primary application is its use in the
superheterodyne receiver with band pass ADC architecture. It can also be used in
5applications that need digitization of signals at high operating speeds with high frequency
selectivity.
1.2 Thesis Outline
This thesis is divided into 6 chapters. Chapter 1 explains the motivation of the
research topic. It also outlines the thesis. Chapter 2 introduces the fundamentals of ADC,
ADC modulators and delta-sigma ADC modulators.  Reviews of previous work on delta-
sigma ADC modulators are also contained in the chapter. Chapter 3 delves into the theory
behind the design of the band pass continuous time delta-sigma ADC employing SAW
resonators. The anti-resonance cancellation, a novel method used in the design, is
discussed in this chapter. This chapter also looks at the system-level simulation of the
design. Chapter 4 deals with circuit-level implementation of the design. Chapter 5
presents testing methods and results. Chapter 6, lastly, summarizes the research topic and
suggests methods and improvements for future work.
6Chapter 2 – Fundamentals and Development of ADC
This chapter introduces the basics of ADC. The operation of the ADC is
examined and investigated. Parameters used in quantifying the performance of the ADC
are also touched on. It tracks the evolution of the ADC and the improvements in
performance in subsequent ADCs. The delta-sigma ('6) ADC is examined and the
advantages of continuous time (CT) ADCs over discrete time (DT) ADCs are listed
down. Lastly, previous papers on '6 ADCs are discussed
2.1 Ideal ADC
An ADC converts a continuous analog signal to discrete bits at a sampling
frequency, Fs. This is illustrated in Fig. 2.1. The ideal relationship between the incoming
signal Vin and the discrete bits bN-1……b1b0 is shown in equation (2.1). ' is the amount
represented by 1 unit of b0, the least significant bit of the discrete output bits. The
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7Fig. 2.1 Block diagram of ADC
Note that there is a maximum quantization error, Ve of 1/2 '. Quantization error is
inevitable and inherent in ADCs. The ADC samples the incoming signal at the sampling
frequency, Fs and assigns it to the nearest quantized level. This assignment of quantized
level results in Ve. Fs is determined by the maximum frequency of the incoming signal,
Vin. It has to be at least twice the highest frequency component of Vin.
2.2 Quantization Error
Quantization error limits the performance of the ADC. It is important that
quantization error is investigated and calculated since it has a large effect on the
performance of the ADC. Therefore a model for quantization error is needed. Fig. 2.2
shows the circuit that derives a model for the quantization error.
                                                                                            
Fig 2.2 Circuit to derive quantization error
ADCVin bN-1……b1b0
Fs












Equation (2.3) shows the relationship between Vin and its value after it is assigned
a quantized level, Vq. The difference between Vq and Vin is Ve, which is referred to as
quantization error or quantization noise. Equation (2.3) is obvious but extremely useful in
the calculations of quantization errors in ADCs.
2.3 Root Mean Square value of Ve
One of the performance measures of ADC is signal to noise ratio (SNR). Finding
the SNR of a particular ADC would require the root mean square (RMS) value of Ve.
To find Ve, a stochastic approach is employed. Ve is assumed to be evenly
distributed between r'/2 as depicted in Fig. 2.3. The calculations done to obtain Ve(rms) is
shown in equation (2.4).








































There are two main types of ADCs. They are Nyquist-rate and delta-sigma ('6)
ADCs. Nyquist-rate ADCs sample the incoming signal at twice the frequency of the
highest frequency component of the incoming signal. The advantage of Nyquist-rate
ADCs is its low sampling rate. However, as will be shown later, this would result in
lower SNR compared to '6 ADCs.
2.4.1 SNR of Nyquist-Rate ADCs
SNR is defined in equation (2.5) below,
A sinusoidal signal with a peak-to-peak value of Vref is considered. The sinusoidal
would have a negative peak of –Vref/2 and a positive peak of Vref/2. It would then have a














































































Equation (2.6) indicates an improvement of 6dB for every bit added to the ADC.
This agrees with our intuition where quantization error would decrease by one half for
every bit added to the ADC. A decrease of one half in quantization error corresponds to a
6dB increase in SNR.
The SNRmax derived above is the top limit for Nyquist-rate ADCs. To get better
SNRmax for a fix number of bits, something more needs to be done. Section 2.5 introduces
the low pass (LP) '6 ADC where SNRmax is better than the SNRmax derived above for
Nyquist-rate ADCs for the same number of bits.
2.4.2 Dynamic Range
The performance of an ADC is also measured by its dynamic range (DR). To find
the DR of an ADC, the SNR of the ADC is plotted against its input amplitude. The DR of
the ADC is the range of input amplitudes that result in an SNR that is above zero.
2.5 LP '6 ADCs
LP  '6 ADCs can improve the SNRmax beyond the theoretical maximum limit
derived above for Nyquist-Rate ADCs. It does so by spreading the quantization noise
over a larger frequency range. They can be thought of exchanging bandwidth for better
SNR. LP '6 ADCs can be implemented with and without noise shaping. LP '6 ADCs
with noise shaping shapes the noise away from the spectrum of the signal, thus resulting
in better SNRmax than without noise shaping.
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2.5.1 LP '6 ADCs without Noise Shaping
LP '6 ADCs without noise shaping is an improvement over Nyquist–rate ADCs.
It improves on the SNRmax by spreading the quantization noise over a larger frequency
spectrum. Hence the higher the sampling frequency, the more the noise is spread over the
frequency spectrum. This is the reason for the improvement in SNRmax for LP '6 ADCs
without noise shaping over Nyquist-rate ADCs
2.5.1.1 Noise Analysis of LP '6 ADCs without Noise Shaping
The quantization error of the LP '6 ADC is assumed to be white noise. This
means that the quantization noise is spread evenly across –Fs/2 and Fs/2, where Fs is the
sampling frequency. This is illustrated in Fig. 2.4. In the previous section, it was found
that Ve(rms) was  '/12. Hence the noise power would be '2/12 and is the area under the
spectral density graph as shown in equation (2.7). The height of the spectral density
graph, Se(f) can be found using equation (2.8).






















2.5.1.2 SNRmax of LP '6 ADCs without Noise Shaping
Although the LP '6 ADC is operating at Fs, the signal of interest resides within
the spectrum of Fo.  Hence the output of the LP '6 ADC can be passed through a low pass
filter, which band limits it to Fo, and the signal of interest would not be affected. The
noise above Fo would however be eliminated. This is depicted in Fig. 2.5.
Fig. 2.5 '6 ADC without noise shaping
This reduces the power of the noise at the output of the LP '6 ADC and increases
the SNR. Hence the higher the sampling frequency, the better the SNR would be. It is of
interest to know the improvement to the SNR, due to the higher sampling frequency.
Below shows the calculations.
³
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Over Sampling Rate (OSR) = Fs/2Fo
For a sine wave with a peak to peak value of Vref,
 H(f)y(n) yLP(n)u(n)
































































From equation (2.9), doubling the OSR would result in a 3dB increase in SNRmax,
one half of the increase in SNRmax if an extra bit is added. The result above shows that
SNRmax does not improve significantly with higher sampling rates. A better way has to be
found.
2.5.2 LP '6 ADCs with Noise Shaping
In LP '6 ADCs without noise shaping, the quantization noise is assumed to be
white, constant from –Fs/2 to Fs/2. Now, the performance of the LP '6 ADCs can be
improved if the quantization noise is shaped away from the signal of interest and a filter
is applied after that. The filter is to allow the signal of interest to pass through and reject
all the other frequencies. This would significantly reduce the noise since the signal of
interest would not have much noise, having had most of it shaped away into other
frequencies that are not of interest.
The SNRmax of the LP '6 ADC with noise shaping depends very much on the
order of the modulator. The higher the order of the modulator, the better the SNRmax. The
14
SNRmax for both the first and second order LP '6 ADC with noise shaping would be
derived below.
2.5.2.1 First Order LP '6 ADC with Noise Shaping
A block diagram of a LP '6 modulator is shown in Fig 2.6. The order of the LP
'6 modulator is determined by the order of the loop filter, H(z).
                               Fig. 2.6 Block diagram of LP '6 modulator
A first order LP '6 modulator would have a first order loop filter, while a second order
LP '6 modulator would have a second order loop filter and so on.
A common first order loop filter used is H(z) = 1/(z-1). The signal transfer













SNRmax is listed in (2.12).
Equation (2.12) shows that the SNRmax increases by 9dB with every doubling of
the sampling frequency (Inose, 1963). This is an improvement over the 3dB increase
witnessed in the LP '6 ADC without noise shaping. The SNRmax can be further improved
by increasing the order of the loop filter as shown in the next section.
2.5.2.2 Second Order LP '6 ADC with Noise Shaping
A popular second order transfer function used in the loop filter of the '6
modulator is shown in (2.13)
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The SNR for a second order LP '6 ADC with noise shaping improves 15dB with
every doubling of the sampling frequency (2.5bits/octave) as shown in equation (2.14)
(Inose, 1963). This is a significant improvement over the 9dB experienced by the first
order LP '6 ADC. It is expected that the SNR would improve further with increasing
order of the LP '6 modulator.
2.5.3 Band Pass '6 ADCs
Band pass (BP) '6 ADCs are an extension of LP '6 ADCs.  LP '6 ADCs
employ low pass filters; hence they are effective for signals that are of low frequencies or
near DC. BP '6 ADCs on the other hand can pass a band of frequencies in the frequency
spectrum and hence lend themselves to applications that involve modulation of signals,














































































The transfer function of the loop filter of BP '6 modulator can be derived from
the loop filter of LP '6 modulator. This is done by performing the substitution z-1 -> -z-2.
When applied to the previously introduced second order LP '6 loop filter modulator
transfer function, a fourth order BP '6 modulator loop filter transfer function is obtained.
This is shown in equation (2.15).
The resulting fourth order BP '6 ADC would have similar SNRmax with its LP '6
ADC counterpart. The BP '6 ADC operating frequency (resonant frequency) would be a
quarter of its sampling frequency.
2.6 Continuous Time '6ADCs
The previous sections on '6 ADCs had the loop filters of the modulators in
discrete time (DT). However, '6 modulators can have their loop filters built in
continuous time (CT). There are several possible advantages of having '6 modulators
implemented in CT. They are the following.
1) DT '6 modulators typically employ switched capacitor circuits. The operating






































and the settling time of circuit waveforms. Typically, several time constants are
needed for the circuit waveforms to settle. On the contrary, waveforms of CT '6
modulators vary continuously. The requirement on operational amplifiers’ bandwidth
is also lowered if any operational amplifier is used.
2) Switching transients result in the appearance of large glitches on the virtual ground
nodes of the operational amplifier in DT '6 modulators. CT '6 modulators do not
experience this problem. Large glitches can be kept away from the virtual ground
nodes of the operational amplifier.
3)  Aliasing is a problem that is faced when working in the DT domain.  Signals that are
a multiple of the sampling frequency cannot be differentiated (Gregorian, 1986).
Hence, DT '6 modulators need an additional filter at the inputs to reject signals that
are above the sampling frequency. CT '6 modulators, however, do not face the
phenomenon of aliasing. It can be shown that anti-aliasing is inherent in CT '6
modulators (page 11, Cherry, 1999).
2.7 Background on Previous Work
Inose, Yasuda and Murakami wrote the first paper on '6 ADCs in 1962 (Inose,
1962). Inose and Yasuda went on to write a second paper on it in the following year,
which contains analysis of the first and second order CT '6 ADC (Inose, 1963). In it, the
9dB and 15dB improvement for the respective modulators are derived.
19
Candy generated interest in '6 ADCs with a paper on double integration DT '6
ADC in 1985, more than twenty years after it first appeared (Candy, 1985). His paper is
the first in deriving the relationship between DT and CT loop filters.
Koch and Heise followed up on Candy’s work by implementing a double
integration CT '6 ADC that operated at 15 MHz (Koch, 1986). It had a peak SNR of
77dB for an over sampling rate of 62.5.
Pearce and Baker were the first to write on BP '6 ADCs in 1987 (Pearce, 1987).
Schreier and Snelgrove further introduced it to a wider audience in a more popular
journal (Schreier, 1989).
Thurston, Pearce and Hawksford paved the way for a systematic design
methodology for CT '6 modulators (Thurston, 1991). They introduced in 1991, the
impulse-invariant transformation to derive the CT loop filter from the DT loop filter.
However their method was not able to realize the equivalence between CT and DT '6
modulators completely because of lack of controllability.
Shoaei and Snelgrove corrected that in 1994 (Shoaei, 1994). Their paper
described the right method for impulse-invariant transformation and had full
controllability to achieve the equivalence between DT and CT '6 modulators.
Shoaei then attempted to build a 250 MHz fourth-order BP CT '6 modulator, but
high fabrication tolerances and the lack of common-mode feedback circuitry
compromised the final performance of the design (Shoaei, 1996), (Shoaei, 1997).
Schreier and Snelgrove also described the method of impulse-invariant
transformation for achieving equivalence between DT and CT '6 modulators (Schreier,
1996). However, the problem was approached in a different manner from (Shoaei, 1996).
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The modulator was represented in state-space in modulators (Schreier, 1996) while
(Shoaei, 1996) represented it in pole-zero form.
A 3.6 MHz fourth order BP CT '6 modulator was reported by Jayaraman,
Asbeck, Nary, Beccue and Wang (Jayaraman, 1997). The modulator had a peak SNR of
41 dB and a dynamic range of 42dB at an OSR of 64.
Gao and Snelgrove designed and tested a 3.8 GHz second order BP CT '6
modulator (Gao, 1997). The peak SNR and dynamic range was found to be 49 dB and
60dB respectively but at an incredibly high OSR of 10,000.
Gao, Cherry and Snelgrove reported a fourth order CT BP '6 modulator that
operated at an even higher frequency. A modulator that ran at 4 GHz was published (Gao,
1998). It had a peak SNR of 53 dB and a dynamic range of 62 dB at an OSR of 500.
Cherry and Snelgrove also came up with a fourth order BP '6 modulator that
operated at 4 GHz. (Cherry, 2000).  It had a peak SNR of 37 dB and a dynamic range of
40 dB at an OSR of 100.
The above CT '6 modulators are limited by low frequency selectivity (low Q) of
LC resonators at high frequencies (Shoaei, 1995) (Gao, 1998). This would result in lower
dynamic range and lower peak SNR for modulators operating at high frequencies.
SAW resonators have the potential to overcome this weakness of LC resonators.
They have high selectivity (high Q) at high frequencies. CT '6 modulators employing
SAW resonators in their loop filters would in turn have higher dynamic range and higher
SNRmax at high frequencies.
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Chapter 3 – Design of CT '6 Modulator Employing SAW
                                  Resonators
The previous chapter has highlighted the advantages of a BP CT '6 modulator
employing SAW resonators. This chapter would examine the methods that were used to
realize the modulator. They are the impulse invariant transformation, multi-feedback
architecture and the anti-resonance cancellation. The electrical model of the SAW
resonator is also introduced. System-level simulations of the modulator are included in
this chapter They were performed in Matlab and Cadence to verify the functionality and
performance of the modulator.
3.1 Impulse Invariant Transformation
Design of the BP CT '6 modulator employing SAW resonators begins with the
selection of a DT '6 modulator loop filter transfer function. A DT '6 modulator loop
filter transfer function is selected based on its order, which has a huge bearing on its
SNRmax. Having selected a DT loop filter transfer function, the equivalent CT loop filter
transfer function can then be derived. This is done through impulse-invariant
transformation (Gardner, 1986).
Fig. 3.1 and Fig. 3.2 show a CT '6 modulator and a DT '6 modulator. They
would be equivalent if they produce the same sequence of output bits. This situation is
ensured when the inputs to the quantizers are made to be exactly the same at the sampling
instances of both modulators.
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Fig. 3.1 CT '6 modulator
                                                    Fig. 3.2 DT '6 modulator
Fig 3.3 and Fig. 3.4 depict both modulators being opened around the quantizer
and inputs to the modulators reduced to zero.
Fig. 3.3 Open loop CT '6 modulator               Fig. 3.4 Open loop DT '6 modulator
If the initial conditions are the same, then the inputs to the quantizer, x(n) can be













































or equation (3.2), in the time domain (Shoaei, 1996)
Equations (3.1) and (3.2) are powerful and systematic tools to transform a DT '6
modulator that has a certain noise shaping behaviour to a CT modulator that would have
the same noise shaping behaviour. The DT '6 modulator and the derived CT '6
modulator are equivalent modulators. Notice that the derived CT '6 modulator loop filter
transfer function is dependent on the transfer function of the DAC. Hence the choice of
DAC affects the derived CT '6 modulator loop filter transfer function. The pulse shapes
of non-return to zero (NRZ), return to zero (RZ) and half-return to zero DAC are given in
Fig. 3.5. Tables for impulse invariant transformation on band pass loop filters are given in
Appendix A.1 and A.2.
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3.2 Transfer Function of SAW Resonator
To use a SAW resonator in the loop filter of a BP CT '6 modulator, an electrical
model of the SAW resonator would need to be found. There are numerous electrical
models of the SAW resonator. More complicated electrical models are good models for a
wider range of frequencies. The electrical model shown in Fig. 3.6 is typically used for
two port SAW resonators (Cavin, 1992). It models the SAW resonator well, in general
and near the resonant frequency of the SAW resonator, particular.
Fig. 3.6 Electrical model of SAW resonator
The electrical model of the SAW resonator in Fig. 3.6 gives a second order
numerator and a second order denominator in the transfer function. The transfer function

















































The transfer function in (3.3) results in a resonance frequency given by (3.4)
It also indicates the presence of an anti-resonance peak. The anti-resonance frequency can
be calculated from the expression in (3.5).
Fig. 3.7 shows the simulated frequency response of RFM’s R02108 SAW
resonator with a centre frequency of 224.7 MHz. The resonance and anti-resonance peaks
can be clearly seen and are very close to each other. The anti-resonance peak would
prove to be an obstacle to the using of SAW resonators in BP CT '6 modulators. This




















Fig. 3.7 Frequency response of 224.7 MHz RFM’s R02108 SAW resonator
3.3 Multi-Feedback Architecture and Anti-Resonance Cancellation
When electronic resonators are used to implement loop filters in CT '6
modulators, the loop filter could be made to have the exact transfer function that would
be needed. However, when SAW resonators are used to implement them, the transfer
function of the loop filters takes on a rigid structure. SAW resonators have fixed transfer
functions. This would be an obstacle to having SAW resonators in loop filters of CT '6
modulators. Novel and state of the art techniques would need to be employed.
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3.3.1 Design Methodology of CT '6 Modulator
A BP DT '6 modulator can be transformed to a BP CT '6 modulator using
impulse invariant transformation. Having done so, it needs to be realized. However, this
proved to be a challenge. This sub-section would go through the design methodology of a
BP CT '6 modulator and hence in the process illustrate the obstacles that would have to
be overcome and the methods used to overcome it.
The fourth order BP DT '6 modulator with a loop filter transfer function shown
in (3.6) is considered.
To realize the above DT '6 modulator in CT, the architecture shown in Fig. 3.8 is
proposed.





























The CT '6 architecture shown in Fig. 3.8 uses two BP loop filters. It has a non-return to
zero (NRZ) DAC on its one feedback path, which is added to two different points on the
forward path. They have different gains, k2 and k4. The transfer function “seen” from
output bit to quantizer input for path 1 is
while for path 2, the transfer function seen is
The total transfer function seen due to both path 1 and path 2 would be
To make the above open loop CT '6 equivalent to HBP(z), equation (3.10) has to be
satisfied.
However, with the above architecture, the equation above cannot be satisfied.
This is because there are four numerator coefficients but only two tunable coefficients.
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to add two more tunable coefficients, so that there would be four tunable coefficients to
fully control the four numerator coefficients.
3.3.2 Multi-Feedback Architecture
Omar Shoaie solved the lack of controllability problem by adding a second
feedback path. It was first proposed in (Shoaie, 1994) and (Shoaie, 1995). The
architecture in Fig. 3.9 solves the controllability problem and is called multi-feedback
architecture.
Fig. 3.9 Fourth order BP CT '6 modulator with second feedback path
HBP(z) is again considered. Paths 1 and 3 have a NRZ DAC on their feedback

























path 3 on the other hand has a transfer function of
Path 2 and path 4 have a return to zero (RZ) DAC on their feedback path. For path
2, the transfer function seen from the output bit to the input for the quantizer is
while path 4 has a transfer function of
To have the CT '6 modulator equivalent to the DT '6 modulator employing


































Equation (3.15) has four numerator coefficients and four tunable coefficients.
Hence the open loop CT '6 transfer function can be fully controlled. The CT '6
modulator can be made equivalent to a DT '6 modulator employing HBP(z) in its loop
filter using multi-feedback architecture.
3.3.3 Anti-Resonance Cancellation
The transfer function of the SAW resonator has been found earlier to be of the
form
This form would introduce an additional numerator coefficient compared to the
form of the band pass circuit, As/(s2+Z2). With an additional numerator coefficient, the
multi feedback architecture would suffer from a lack of controllability, since it would
























































To be able to control the numerator coefficients fully, the number of coefficients
in the numerator has to be reduced. This could be done if the order of the numerator is
reduced from second order to lower orders. A method to achieve that was hence invented.
It is named anti-resonance cancellation. The circuit is shown in Fig. 3.10.
With the anti-resonance cancellation network, the transfer function of the SAW
resonator would be simplified to
if VC1/Cg=Cp/(C2 + Cin)
The second order numerator in equation (3.17) has been reduced to a constant.







































Fig. 3.10 Anti-resonance cancellation circuit
Anti-resonance cancellation network
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numerator coefficients and hence also the open loop transfer function of the CT '6
modulator. Fig. 3.11 shows the frequency response of RFM’s R02108 SAW resonator
with a centre frequency of 224.7 MHz with the anti-resonance cancellation network. It
clearly shows the elimination of the anti-resonance peak visible in Fig. 3.7.
Fig. 3.11 Frequency response of 224.7 MHz RFM’s R02108 SAW resonator with
               anti-resonance cancellation network
3.4 Design of Fourth Order BP CT '6 Modulator Employing SAW
      Resonators
The design of the fourth order BP CT '6 modulator employing SAW resonators
started with the selection of a second order LP DT '6 loop filter transfer function. The
transfer function of the double integration modulator was selected. It is shown in (3.18).
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A BP DT '6 modulator loop filter transfer function could be created from a LP
DT '6 modulator by performing the substitution z-1 Æ -z-2.The resultant loop filter
transfer function would be of twice the order of the loop filter transfer function of LP DT
'6 modulator. The BP DT '6 modulator loop filter transfer function derived from the LP
double integration modulator loop filter transfer function is shown in (3.19). Both











The SAW resonator that would be used was RFM’s R02108 SAW resonator. It has a






If the SAW resonator with the above transfer function is used in the loop filter,
the numerator of the CT '6 modulator could not be fully controlled since there would be
more numerator coefficients than tunable coefficients. Hence, the order of the numerator












Fig 3.9 was used to achieve this goal. The resulting transfer function from the above


























With the reduced order of the numerator, the numerator of the BP CT '6
modulator could now be fully controlled. To have HSAW_res_with_anti_res_cancellation in the form
as H(s) in appendix table A.1 and A.2, a gain of 1/G was added to cancel off the gain of
G in the SAW resonator. 1/G is found to be around 1,400 in (3.21). The component
values are taken from the data sheet of RFM’s R02108 in appendix D.1.
The multi-feedback architecture in Fig. 3.12 was proposed and would be used to realize
the fourth order BP CT '6 modulator employing SAW resonators. It has a period delay
in its feedback path and the two DACs that are used are HRZ DAC and RZ DAC. They
were arbitrarily chosen from the three DACs in Fig. 3.5.
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Matlab was used to solve the equation above. The Matlab code is listed in Appendix B.1.





As an exercise, HRZ DAC is replaced with NRZ DAC in Fig. 3.12 to illustrate the
effect that the DACs have on (3.22).  This would affect the calculated values of the






























































































To calculate the new tunable coefficients, the Matlab code in Appendix B.1 was slightly
modified. The modified Matlab code is given in Appendix B.2. The new tunable





The exercise above has shown that the selection of DACs affects the calculated values of
the tunable coefficients.













































3.5 System-Level Simulation of Fourth Order BP CT '6 Modulator
      Employing SAW Resonators
The fourth order BP CT '6 modulator employing SAW resonators was simulated
using Simulink, a graphical based simulator in Matlab. The structure of the modulator
was created in Simulink, mostly with components that were readily available in the
simulator. However, the simulator did not have a HRZ DAC and RZ DAC. Hence, two
Matlab programs were written to simulate the respective DACs. HRZ DAC and RZ DAC
Matlab programs are listed in Appendix B.3 and B.4 respectively. The loop filter transfer
function is the result of gain, G being cancelled off by 1/G and Q of the SAW resonator
being set to infinity. The equivalent BP DT '6 modulator was also simulated and
compared with the BP CT '6 modulator.
A '6 modulator shapes the noise from the frequency band of interest. Hence, to
evaluate the performance of '6 modulators, a frequency domain representation of the
output bits of the modulator is needed. This was achieved in Matlab by using its “psd”
command. The output bits of the modulator were represented and stored as +1 for logic
high and –1 for a logic low. The number of output bits used was 16,384.
Fig. 3.13 shows the structure of the fourth order BP CT '6 modulator employing
SAW resonators created in Simulink. The equivalent fourth order BP DT '6 modulator
was also simulated so that its spectrum could be compared to the spectrum of the fourth
order BP CT '6 modulator employing SAW resonators. Fig 3.15 shows the structure for
the BP DT '6 modulator created in Simulink. The SNR was calculated for both CT and




Fig 3.14 shows the output spectrum of the fourth order BP CT '6 modulator
employing SAW resonators with the sampling frequency, Fs normalized to 1. It displays
clear evidence of noise shaping. The output spectrum of its equivalent DT modulator is
shown in Fig. 3.16. The noise shaping behaviour near the signal’s frequency in the BP
CT '6 modulator and its DT equivalent modulator is quite similar.
Fig. 3.17 and Fig. 3.18 show the SNR vs. input signal amplitude plots for the
fourth order BP CT '6 employing SAW resonators and its DT equivalent. Peak SNR of
the CT '6 modulator was measured to be 69.4392 dB. Its dynamic range was estimated
to be 87 dB. These values are close to the peak SNR and dynamic range for its DT
equivalent. The fourth order BP DT '6 modulator has a peak SNR of 70.4652 dB and a


















































































   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   












































































Fig. 3.17 SNR vs. input signal amplitude for the fourth order BP CT '6 modulator
               employing SAW resonators
Fig. 3.18 SNR vs. input signal amplitude for equivalent fourth order BP DT '6
                        modulator
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3.6 Circuit Simulation of Ideal Fourth Order BP CT '6 Modulator
      Employing SAW Resonators
The fourth order BP CT '6 modulator employing SAW resonators was simulated
in Cadence. This was done to ensure that the modulator worked with an ideal electrical
model of a SAW resonator with anti-resonance cancellation. In the Matlab simulation
done previously, the SAW resonator with anti-resonance cancellation was represented in
transfer function form. Hence, this simulation is a further extension of the Matlab
simulation done earlier and a step closer to reality. Ideal operational amplifiers, D flip
flops, AND gates and comparators were employed in this simulation. The Verilog-HDL
codes of the ideal components are given in the Appendix C.1, C.2 and C.3. The schematic
is shown in Fig. 3.19.
The SAW resonator that was used in the simulation had a centre frequency of
433.92 MHz. Although the centre frequency used in this simulation would be different
from the centre frequency of the actual fourth order BP CT '6 modulator employing
SAW resonators, this would not affect the validity and the usefulness of the simulation as
its objective was to observe whether noise shaping was still present. In addition, the
values of the tunable coefficients would stay the same. The centre frequency of 433.92
MHz is also higher than the actual centre frequency of 224.7 MHz and the electrical
components used had ideal frequency responses.
The spectrum was obtained by using the “calculator” function in cadence and














































































































































The spectrum is shown in Fig. 3.20. Noise shaping can be clearly seen near the frequency
of interest. This shows that the modulator works with an electrical model of a SAW
resonator with anti-resonance cancellation.
Fig. 3.20 Output spectrum of ideal fourth order BP CT '6 modulator employing SAW
                  resonators
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3.7 Summary
The techniques that were employed to realize the modulator were introduced and
analyzed. The electrical model of the SAW resonator was also investigated and
simulated. With these, the ideal fourth order BP CT '6 modulator employing SAW
resonators was simulated in Matlab and Cadence. The simulation results displayed clear
noise shaping and showed the concept to be viable. In the next chapter, the
implementation of the fourth order BP CT '6 employing SAW resonators would be
looked at and analyzed.
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Chapter 4 – Circuit Implementation
The previous chapter had confirmed the plausibility of employing SAW
resonators in CT '6 modulators. This chapter deals with the implementation of the fourth
order BP CT '6 modulator employing SAW resonators. An overview of the modulator is
presented in the first section of the chapter. Then, the construction of each sub-system
and circuits in the sub-system is shown, explored and examined. Circuit-level simulation
of the complete modulator, both schematics and post-layout simulation are covered at the
end of the chapter. The layout of the modulator is also included.
4.1 Fourth Order BP CT '6 Modulator Employing SAW Resonators
Fig. 4.1 shows the block diagram of the fourth order BP CT '6 modulator
employing SAW resonators. This is depicted in more detail in Fig. 4.2 where the circuit
blocks and connections are clearly illustrated. The modulator was designed for RFM’s
R02108 SAW resonator, which has a centre frequency of 224.7MHz. The sampling
frequency of the modulator is 898.8MHz.
The input signal goes to the adder and is added with the outputs of the DAC
feedbacks. The output from the adder is then piped to the SAW resonator and the anti-
resonance cancellation network represented as ARCN in Fig. 4.2. Subtraction of anti-
resonance cancellation output from the output of the SAW resonator is done in the
BiMOS differential amplifier. The BiMOS differential amplifier has a gain of 1.4. The
next 3 differential amplifiers would provide a gain of 1,000 to the circuit with each
differential amplifier having a gain of 10. Together with the BiMOS differential
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amplifier, these amplifications would result in a total gain of 1,400. The operations above
are repeated since this modulator is a fourth order CT '6.
After the second amplification of 1000, the signal goes to the differential
amplifier and is amplified by 6. This is to normalize the signal, which was at the full scale
amplitude of 50mV, (full scale amplitude of DAC feedback) to the full scale amplitude of
300mV (full scale amplitude of comparator). This is followed by the comparator, where
the signal is sampled and quantized. After that, the signal goes to the output buffer. It also
goes to the NRZ latch in the feedback path. The output buffer shields the load away from
the rest of the modulator. The output of the modulator is taken at Vout.
 While in the feedback path, the NRZ latch inflicts a delay of half a period on the
signal. The signal then splits into two paths.  The RZ latch on the bottom path creates a
delay of another half a period for a total delay of one period. This path generates RZ
pulses. The top path, with a NRZ latch and a RZ latch, forces a period delay on the signal
for a total delay of one and a half periods. This path produces the HRZ pulses. The RZ
and HRZ pulses are then fed to the four DAC feedbacks.
The DAC feedbacks would amplify the signal according to the calculated
feedback coefficients. The outputs of the DAC feedbacks are then added to the points on
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The comparator samples and quantizes Vin. There are various ways to implement
a comparator. Multi-stage comparators (Poujois, 1978), (Vittoz, 1985) or latched
comparators (Yukawa, 1985) may be used to realize a fully-differential comparator with
high resolution. A latched comparator, which consists of a preamplifier and two NRZ
latches that are connected back to back, is used. This architecture allows the comparator
to operate at a higher speed than a multi-stage architecture and with good resolution
(page 318, Johns, 1997). In the next 2 sections, the structure and operation of the
preamplifier and NRZ latch would be examined. This would be followed by an
investigation on the operation of the comparator.
4.2.1 Preamplifier
The preamplifier circuit is shown in Fig. 4.3. It consists of a differential pair and
two pairs of emitter followers. The emitter followers are placed at the front and at the
back of the differential pair. The front pair of emitter followers serves as a buffer between
the differential pair and the circuit before. Placing emitter followers after the differential
pair has been found to improve the regeneration time of the comparator (page 146,
Cherry, 1999). It would also eliminate clock feed through noise (Lee, 1992).
Fig. 4.4 shows the frequency response of the preamplifier. The preamplifier’s
bandwidth was measured to be 2.44 Gigahertz, higher than the sampling frequency of
898.8 MHz. Its -3dB phase shift was found to be –70 degrees.
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Ven, R3, R4 and R5 determine the gain of the preamplifier. The relationship of
gain versus Ven for the preamplifier is shown in Fig. 4.5. The preamplifier was designed
to have a gain of seven.  This was achieved by biasing Ven at 1.35V.
Fig. 4.3 Schematic of preamplifier
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Fig 4.4 Frequency response of post-layout preamplifier
Fig. 4.5 Gain of preamplifier versus Ven from post layout simulation
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The NRZ latch in Fig. 4.6 consists of a track and a latch section. Both sections
consist of a differential pair that is switched by Vclk and Vclkb. Ven controls the current
flowing through the differential pair through transistor Q7. Emitter followers placed at
the back of the latch serve as buffers between the latch and the next circuit.
When Vclk is high and Vclkb is low, Q1 and Q2 would conduct the current
generated in Q7. It would be in the tracking phase. The signal would be amplified and its
output would be tracking its input. When Vclk goes low and Vclkb goes high, Q3 and Q4
would turn on and Q1 and Q2 would stop conducting. It would enter the latching phase.
During this phase, the outputs just before Vclk goes low are latched. The outputs are
connected to the bases of Q3 and Q4 in a positive feedback manner. This would allow the
outputs to be pushed to the full scale amplitude of the NRZ latch. The maximum full
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Fig. 4.6 Schematic of NRZ latch
4.2.3 Operation of Comparator
Fig. 4.7 shows the block diagram and clock configuration of the comparator.
Fig. 4.7 Block diagram of comparator





 The preamplifier amplifies the signal before the signal is sampled and latched.
The insertion of a preamplifier into the comparator improves the regeneration time of the
comparator. In addition, emitter followers after the preamplifiers eliminate clock
feedthrough.
The amplified signal from the preamplifier then goes to the NRZ latch. When clk
is low, the first differential pair is functioning. The comparator is in the track phase.
When clk goes high and the comparator enters its latch phase, the second differential pair
of the first NRZ latch and the first differential pair of the second NRZ latch starts
conducting. The second differential pair of the first NRZ latch drives the signal to the full
scale amplitude of the comparator. When clk goes low again, the second differential pair
of the second NRZ latch takes over in latching the signal to the output from the second
differential pair of the first NRZ latch. During this phase, the first differential pair of the
first NRZ latch is conducting and tracks the input signal. The comparator is back in the
track phase.
Fig. 4.8 depicts the simulated waveforms obtained from the comparator.  It shows
the comparator latching the signal to its output on the rising edge of the clock. The input





















4.3 DAC RZ and DAC HRZ
DAC RZ and DAC HRZ are used to produce RZ and HRZ pulses respectively.
Both are constructed from the NRZ latch and the RZ latch. The track and latch
architecture used in the latches allow them to operate at high frequencies (page 318,
Johns, 1997). In addition, the construction of DAC RZ and DAC HRZ are highly similar
with minor differences. This reduces the effort that is needed in their layout. The NRZ
latch has been discussed previously. In the next section, the RZ latch will be examined.
The construction and operation of the DAC RZ and DAC HRZ will be studied in the
subsequent sections.
4.3.1 RZ Latch
The RZ latch in Fig. 4.9, like the NRZ latch, also consists of a track and a latch
section. The construction of the track section is similar to the NRZ latch. In the latch
section, the transistors are diode connected. This is different from the NRZ latch where
the transistors are connected in a positive feedback manner. The design of the latch
section in the RZ latch forces the outputs to be the same during the latch phase. To test
the operation of the RZ latch, an NRZ latch is placed before it as in Fig. 4.10. The circuit
was simulated and its waveforms are laid out in Fig. 4.11. The input is sampled and
latched on the rising edge of the clock. On the falling edge, the latch phase starts and the
outputs are forced to the same value.
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Fig. 4.9 Schematic of RZ latch
Fig. 4.10 Test circuit for RZ latch






























4.3.2 Operation of DAC RZ
A NRZ latch and a RZ latch make up the DAC RZ shown in Fig 4.12. Each latch
would inflict a delay of half a period on Vin for a total delay of one period. The outputs
would be latched on the falling edge of clk.
Fig. 4.12 Block diagram of DAC RZ
4.3.3 Operation of DAC HRZ
The DAC HRZ component illustrated in Fig. 4.13 consists of two NRZ latches
and a RZ latch. Three latches would produce a total delay of one and a half periods. The
outputs would be latched on the rising edge of clk. They would be forced to the same
values when clk is low.
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4.4 Anti-Resonance Cancellation Circuit
The anti-resonance cancellation circuit consists of RFM’s R02108 SAW
resonator, anti-resonance cancellation network and the BiMOS differential amplifier.
This is the heart of the modulator and is essential to the proper functioning of it. The
construction of the anti-resonance cancellation circuit has the anti-resonance cancellation
network implemented off-chip. Having it off-chip would give more flexibility in the
tuning of the anti-resonance cancellation circuit. Meanwhile, the subtraction is performed
on-chip. It was felt that this would reduce its parasitic capacitance and improve its
frequency response compared to it being performed off-chip. The next section looks at
the BiMOS differential amplifier. The implementation and the operation of the anti-
resonance cancellation circuit are investigated in the following section.
4.4.1 BiMOS Differential Amplifier
Fig. 4.14 shows the BiMOS differential amplifier. The BiMOS differential
amplifier consists of a pair of identical BiMOS, M1 and M2 and a current source. The
BiMOS differential amplifier is used because it has very large input impedance. Having
very large input impedance is crucial in the functioning of the CT '6 modulator
employing SAW resonators. This is explained in the following section.
The frequency response of the BiMOS differential amplifier is given in Fig. 4.15.
From it, the bandwidth of the BiMOS differential amplifier was found to be 6.81
Gigahertz and its corresponding phase shift was measured to be -69 degrees. Its
bandwidth is much higher than the sampling frequency of 898.8 MHz.
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Vbias, R1, R2, R3 and W/L ratio of MOS control the gain of the amplifier. Fig.
4.16 shows the graph of gain versus Vbias for the BiMOS differential amplifier. To
achieve a gain of 1.4, a voltage of 1.35 had to be applied at Vbias.
Fig. 4.14 Schematic of BiMOS differential amplifier                    
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Fig. 4.15 Frequency response of post-layout BiMOS differential amplifier
Fig. 4.16 DC gain of BiMOS differential amplifier versus Vbias from post-layout
                      simulation













4.4.2 Operation of Anti-Resonance Cancellation Circuit
The anti-resonance cancellation circuit consists of RFM’s R02108 SAW
resonator, capacitor Cg, variable capacitor VC1 and the BiMOS differential amplifier.
The anti-resonance cancellation circuit is shown is Fig. 4.17
Fig. 4.17 Block diagram of anti-resonance cancellation circuit
Vin goes into the SAW resonator and the anti-resonance cancellation network.
The anti-resonance cancellation network can be adjusted with VC1. This would change
the cancellation conditions. The output of the anti-resonance cancellation network is
subtracted from the output of the SAW resonator with the BiMOS differential amplifier,
the subtractor. It is important that the subtractor has high input impedance. Low input
impedance at the subtractor would affect the anti-resonance cancellation circuit
adversely. This is because the derivation of the transfer function of the SAW resonator
with anti-resonance cancellation is based on the assumption that the subtractor has




















The DAC feedback in Fig. 4.18 controls the feedback coefficients, which is
essential for the modulator to operate properly. Two emitter followers and two
differential pairs make up the DAC Feedback. The emitter followers serve as a buffer for
the circuit before, the RZ latch given in Fig. 4.9. Two differential pairs are needed to
allow in phase amplification and out of phase (180 degrees phase shift) amplification. If
in phase amplification is needed, then a voltage will be applied at Vkp while Vkn is
grounded. However, if out of phase amplification is needed, then Vkp is grounded and a
voltage is applied at Vkn. With this architecture, the feedback coefficients can be
adjusted by tuning Vkp or Vkn. Magnitude of Vkp and Vkn determines the amplification
level.
It was decided that the full scale amplitude of the DAC feedback would be 50mV.
Previously in Chapter 3, the feedback coefficients were found to be the following for the
fourth order BP CT '6 modulator employing SAW resonators.
k2HZ= -1.0042, k2RZ=  3.1408
k4HZ= -1.0868, k4RZ= 0.4502
100: resistors were placed at the collectors of the differential pair to obtain the graph of
peak to peak voltage of Vout (Voutp-p) versus Vkp for DAC feedback illustrated in Fig.
4.18. The placing of 100: resistors at the collectors of the differential pair would become
clear in section 4.6.2. From Fig. 4.19, the voltages that need to be applied to Vkp and
Vkn to obtain the required feedback coefficients are found. They are the following.
Vkn_ k2HZ= 1.33V, Vkp_ k2RZ= 2.40V
Vkn_ k4HZ= 1.35V, Vkp_ k4RZ= 1.00V
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Fig. 4.18 Schematic of DAC feedback
Fig. 4.19 Voutp-p versus Vkp from post-layout simulation of DAC feedback



















The adder adds the outputs from the DAC feedbacks to the forward path. It is
implemented with a current adder. The summed current is then translated to voltage with
the pair of resistors from the differential amplifier. The differential amplifier also
converts the input voltage to current. It was felt that a current adder was easier to
implement than a voltage adder. It could be constructed from the differential amplifier
that was used throughout the modulator circuit. The differential amplifier is investigated
in the next section. The following section would examine the operation of the adder.
4.6.1 Differential Amplifier
Fig. 4.20 below shows the differential amplifier. It is used to amplify signals
throughout the modulator. It is also used in the adder. The differential amplifier is simple
but effective. It has a pair of transistors, Q1, Q2 and a current source. Vbias and R3
control the current generated in the current source.
The post layout frequency response of the differential amplifier is plotted in Fig.
4.21. The bandwidth and -3dB phase shift of the differential amplifier was found to be
4.66 Gigahertz and –64 degrees respectively. This bandwidth would be sufficient for the
modulator, which has a sampling frequency of 898.8 MHz.
The differential amplifier is needed to produce gains of 1, 6 and 10. The Vbias
voltages that are needed to produce these gains can be obtained from Fig. 4.22.  Fig. 4.22
illustrates the relationship between the gain and Vbias of the differential amplifier. The
values of Vbias for the above said gains are listed below.
Gain of 1 – Vbias = 0.875V
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Gain of 6  - Vbias =  1.30V
Gain of 10 – Vbias = 1.75V
Fig. 4.20 Schematic of differential amplifier
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Fig. 4.21 Frequency response of post-layout differential amplifier
Fig. 4.22 DC gain of differential amplifier versus Vbias from post-layout simulation
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4.6.2 Operation of Adder
The adder is implemented with a differential amplifier. Fig. 4.23 shows the
connections between the adder and the DAC feedbacks. The adder adds the signal on the
forward path with the outputs from the DAC feedbacks in the feedback path. The gain for
the signal on the forward path is set at one. DAC feedback converts the signal at its input
to current. The current at full scale amplitude is 0.5mA. The adding of the signals takes
place in the 100: resistors at the collectors of the differential amplifier. Voltage is
generated when the current generated from the signal in the forward path combines with
the current generated by the DAC feedbacks. The full scale amplitude of the DAC
feedback is 50mV. Similarly, the full scale amplitude of the modulator is 50mV.

















The output buffer circuit is shown in Fig. 4.24. It consists of a differential pair and
a current source. The circuit is simple but it satisfies the requirements of an output buffer.
It is used to shield the circuit from load capacitance. Without output buffer, the load
capacitance could degrade the performance of the modulator. It should also have low
output impedance. The output buffer has 4 resistors in parallel at the collector of the
transistors. In the unlikely but possible scenario that the outputs are shorted to ground or
another voltage, the power dissipation across each of the resistors would be reduced.
Thus the possibility of the resistors being overheated would be lessened. Output buffers
should have two important characteristics, large input impedance and small output
impedance. The input impedance of the output buffer is calculated in (4.2) and output
impedance shown in (4.3)
(4.2)6.73k
0.75mA











(4.3)50:  cout RR
  Fig. 4.25 shows the frequency response of the output buffer. Its bandwidth was
estimated to be 3.49 Gigahertz. This is above the sampling frequency of the modulator.
Its –3B phase shift was found to be –54 degrees
The output buffer is needed to have a gain of one. From Fig. 4.26, a Vbias of 1.6V
would result in a gain of one for the output buffer.
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Fig. 4.24 Schematic of output buffer
Fig. 4.25 Frequency response of post-layout output buffer
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Fig. 4.26 DC gain of output buffer versus Vbias from post-layout simulation

















The emitter follower shown in Fig. 4.27 is used as a buffer in the circuit. Emitter
followers have high input impedances and low output impedances and hence are good
devices to put after components that are sensitive to low input impedance or before
components that demand low output impedance. The current passing through the emitter
is shown in (4.4)










































The frequency response of the emitter follower is given in Fig. 4.28. Fig. 4.28 shows the















Fig. 4.27 Schematic of emitter follower
Fig. 4.28 Frequency response of post-layout emitter follower
80
4.9 Clock Circuit
Fig. 4.29 shows the on-chip clock circuit that is used to generate the signals clk
and clk_bar. It consists of an emitter-coupled logic (ECL) inverter circuit depicted in Fig.
4.30 and emitter followers at the outputs of the clock circuit. The ECL architecture allows
the clock circuit to operate at high frequencies. The emitter followers serve two purposes.
They act as a buffer between the clock circuit and the circuits that the clock circuit drives.
They also bring the signals clk and clk_bar down to the correct voltage level.
Vbias_ECL is biased at 1.35V. The peak to peak voltage of the clock signals















 u u 
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
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Fig 4.29 Block diagram of clock circuit













The complete circuit was simulated in Cadence. Spectre was used as the
simulation engine. The simulation was run for 5us of simulation time and would,
depending on workstation speed and load, need about 7 to 10 hours of real time. This
would allow 4096 points to be used for the generation of the output spectrum of the
fourth order BP CT '6modulator employing SAW resonators. The output spectrum was
generated using the “calculator” function in Cadence. The command used is shown
below.
(psd(VT((“/Voutp” )-VT(“/Voutn”))
The points were taken from 443ns to 5us at an interval of 1.11259ns for a total of 4096
points.
Fig. 4.31 shows the output spectrum from the schematic simulation of the
modulator. The frequency of the signal is at 224.7MHz. Noise shaping can be clearly




























































Layout was done using “layoutplus” tool from Cadence. The technology used for
the chip was AMS 0.8um SiGe BYR.
4.11.1 Layout Considerations
1) Crosstalk
The signal in one track could interfere with the signal of another track that is close
by, affecting the integrity of the signal. In a pair of long and parallel tracks, the effect of
crosstalk is increased. This could be critical if the signal amplitudes in the tracks are
small. This undesirable phenomenon could be reduced by putting ground or power tracks
between long and parallel lines or between tracks with small amplitudes in their signals.
Ground and power tracks are quiet and serve as a shield between the tracks. This
technique could reduce crosstalk between tracks.
2)  Noisy power supplies of digital circuits
Power supplies of digital circuits are relatively noisy. Digital circuits turn on and
off frequently when they are operating and this introduces spikes in its supplies. If these
noisy power supplies of digital circuits are also connected to analog circuits, they could
introduce noise in the analog circuits and may lessen the accuracy of the analog circuits.
This situation could be avoided by using different supplies for analog and digital circuits.
In this way, noise in power supplies of digital circuits could be kept away from analog
circuits.
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3)   Parasitic capacitance
       Every track laid introduces parasitic capacitance to the circuit. Longer tracks
would have more parasitic capacitance than shorter tracks. Parasitic capacitance in the
circuit could be reduced by laying the layout in a compact manner. A compact layout
could allow the modulator to operate at higher frequencies because of its lower parasitic
capacitance.
4.11.2 Cells used in layout
The layout contains NPN bipolar junction and NMOS transistors. For both
transistors, the cell layout from the software library was used. The cell layout for NPN
bipolar junction was obtained from the NPN111 layout library while the layout for the
NMOS device was picked from the NMOS layout library.
4.11.3 Characteristics and fabrication of chip
The layout of the modulator does not include the anti-resonance cancellation
network. Having it off-chip would give more flexibility in the tuning of the anti-
resonance cancellation circuit. The resonators are also off-chip resonators.
The chip was fabricated at CMP in Grenoble, France. The size of the die was 2400
um x 2460 um and has a total of 55 pads. A 68-pin ceramic quad flat pack (CQFJ68) was
selected as the package for the die. The layout of the fourth order BP CT '6 modulator
employing SAW resonators is given in Fig. 4.32. Fig. 4.33 shows a microphotograph
taken of the fourth order BP CT '6 modulator employing SAW resonators.
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Fig. 4.32 Layout of fourth order BP CT '6 modulator employing SAW resonators
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Fig. 4.33 Microphotograph of fourth order BP CT '6 modulator employing SAW
                     resonators
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4.12 Post Layout Simulation
After the layout of the circuit was completed, the parasitic resistance and
capacitance of the circuit was extracted and added onto the circuit for post layout
simulation. The spectrum from the post layout simulation was obtained and is shown in
Fig. 4.34. The signal’s spectrum can be seen clearly at 224.7MHz. Noise shaping is still




























































This chapter had explored, analyzed and simulated the various of the sub-systems
and circuits that made up the fourth order BP CT '6 employing SAW resonators.
Schematic and post-layout simulation of the complete modulator was performed. The
simulations displayed clear noise shaping and confirmed the earlier conceptual
simulations performed in Chapter 3. To ensure the functionality of the modulator, the
modulator would be tested with RLC resonators at a low frequency.  Once the
functionality of the modulator is confirmed, one RLC resonator would be replaced with a
crystal resonator and an anti-resonance cancellation network. The network would then be
tuned to obtain noise shaping before the second RLC resonator is replaced like the first
one. The second network would also be tuned to obtain noise shaping. If successful, the
crystal resonators would be replaced with high frequency R02108 SAW resonators. The
anti-resonance cancellation network would then be tuned to obtain noise shaping.
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Chapter 5 - Testing
The testing of the fourth order BP CT '6 modulator employing SAW resonators
chip began with the testing of the components in the test circuit block of the chip. Of
immediate concern was the functionality of the various components that made up the
modulator and the modulator itself. The functionality of the various components was
verified and the biasing voltages needed for the specified gains were obtained. This paved
the way for the testing of the modulator at a low centre frequency.
5.1 Testing setup
Fig. 5.1 shows the setup used to test the fourth order BP CT '6 modulator
employing SAW resonators. There were two pairs of power supply lines. One pair of
power supply was for analog supply while the other pair was for digital supply.
Separation of analog and digital supplies would ensure that the noisy digital supplies
would not affect the sensitive analog circuits. Reference voltages were used for a number
of inputs. They were mainly for biasing pins that were used to control the gain of the
component. Reference voltages were also used to control the feedback coefficients of the
DAC Feedbacks, Vk**. A signal generator was used to generate the signals for Vinp and
Vinn, the inputs to the fourth order BP CT '6 modulator employing SAW resonators.
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5.2 Testing strategy
A testing strategy was conceived. The modulator would be initially tested with RLC
resonators at a low frequency. Testing would then progress to crystal resonators. Crystal
resonators were used because they have characteristics that are similar to SAW resonators
but are available at low centre frequencies. Finally, the modulator would be tested with
SAW resonators.  The steps in the testing strategy are elaborated further below.
1) Functional testing – To test the functionality of the '6 modulator, 1 MHz RLC
resonators were used in place of the anti-resonance cancellation circuits. This was to
ensure that the modulator was functional.
2) Testing of Modulator with a 1 MHz Crystal Resonator with Anti-Resonance
Cancellation Network and a 1 MHz RLC Resonator - When the functionality of the
modulator is confirmed, one 1 MHz RLC resonator would be removed and replaced
with a 1 MHz crystal resonator with anti-resonance cancellation network. This would
have to be done because it would not be possible to vary two variable capacitors at
the same time.
3) Testing of Modulator with two 1 MHz Crystal Resonator with Anti-Resonance
Cancellation  Network - When clear noise shaping is obtained after the tuning of the
variable capacitor in one anti-resonance cancellation circuit, the other 1 MHz RLC
resonator would be replaced with another 1 MHz crystal resonator with anti-
93
resonance cancellation network. The other variable capacitor would then be similarly
tuned to obtain clear noise shaping.
4) Testing of Modulator with SAW resonators with anti-resonance cancellation network
at high frequencies – After the modulator has been tested to work at low frequencies,
the testing would then proceed to SAW resonators at high frequencies.  This testing
would follow the procedures outlined in the testing of the modulator with crystal
resonators in steps 2) and 3).
Fig. 5.1 Setup to test fourth order BP CT '6 modulator employing SAW resonators
Reference Voltages
Vbias* Vk** Ven Vbuf Vbias_ECL_clock
              Power Supply
Vdd Gnd Vcc DGnd





















The modulator was tested with 1 MHz RLC resonator to test the functionality of
the chip. The values were the following, Rm = 10:, Lm = 320PH, Cm = 100p and C2 =
100n. The modulator was operated at a clock frequency of 4 MHz. Fig. 5.2 shows the
spectrum output of the modulator with 1 MHz RLC resonators. The signal’s spectrum is
at 1 MHz. Noise shaping near the signal’s frequency can be clearly seen in Fig. 5.2.
Fig. 5.2 Output spectrum of fourth order BP CT '6 modulator employing SAW
                      resonators with 1 MHz RLC resonators
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5.4 Testing of Modulator with a 1 MHz Crystal Resonator with Anti-
      Resonance Cancellation Network and a 1 MHz RLC Resonator
The modulator was tested with a 1 MHz crystal resonator with anti-resonance
cancellation circuit and a 1 MHz RLC resonator. The modulator was operated at a clock
frequency of 4 MHz. Fig. 5.3 shows the best possible spectrum output of the modulator
with the above configuration. The signal’s spectrum could be seen at 1 MHz. However,
no clear noise shaping could be seen.
Fig. 5.3 Output spectrum of fourth order BP CT '6 modulator employing SAW
                      resonators with 1 MHz crystal resonator and 1 MHz RLC resonator
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The above configuration was attempted a second time to obtain clear noise
shaping.
Fig. 5.4 Output spectrum of fourth order BP CT '6 modulator employing SAW
                      resonators with 1 MHz crystal resonator and 1 MHz RLC resonator :
second attempt
Fig. 5.4 shows the best spectrum output that was obtainable from the modulator for the
second attempt. Again, no clear noise shaping can be seen. It was then decided that the




The fourth order BP CT '6 modulator employing SAW resonators had a functioning
circuit. With 1 MHz RLC resonators, clear noise shaping could be seen. One 1 MHz RLC
resonator was then replaced with a 1 MHz crystal resonator with anti-resonance
cancellation network. In two separate attempts, clear noise shaping could not be seen.
The possible reasons for the above observations are
1) high sensitivity of anti-resonance cancellation circuit
      The anti-resonance cancellation circuit seems to be very sensitive to small variations
in capacitance and minor external disturbances. The circuit was also found to be sensitive
to minor external disturbances. It has been observed that the touching of the variable
capacitor with a metal object would affect the output spectrum of the modulator.
       Simulations were performed on the anti-resonance cancellation circuit to support the
above observations. These simulations were done with RFM’s R02108 resonator that has
a centre frequency of 224.7 MHz.
  Fig. 5.5 shows the output spectrum of the fourth order BP CT '6 modulator
employing SAW resonators with VC1 = 2.3pF. Noise shaping can be clearly seen.
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Fig. 5.5 Output spectrum of fourth order BP CT '6 modulator employing SAW
                         resonators from post-layout simulation with VC1 = 2.3 pF
Output spectrum of the fourth order BP CT '6 modulator employing SAW resonators
with VC1 = 2.35pF is given in Fig. 5.6. Noise shaping disappears when VC1 is increased
slightly from 2.3pF to 2.35pF. It also disappears when VC1 is decreased from 2.3pF to
2.1pF. The output spectrum of the fourth order BP CT '6 modulator employing SAW
resonators with VC1 = 2.1pF is depicted in Fig. 5.7. The high sensitivity of the anti-
resonance cancellation circuit observed in the testing of the modulator is also seen in the
simulations. From the simulations, noise shaping disappears with small deviations of
VC1 from 2.3pF. This may be the reason behind the low repeatability of results
experienced in the testing of the modulator. The small window for noise shaping could
make optimal manual tuning of VC1 difficult.
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Fig. 5.6 Output spectrum of fourth order BP CT '6 modulator employing SAW
                   resonators from post-layout simulation with VC1 = 2.35pF
Fig. 5.7 Output spectrum of fourth order BP CT '6 modulator employing SAW
                resonators from post-layout simulation with VC1 = 2.1pF
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2)  precision of a manually adjusted variable capacitor
The attainment of optimal cancellation conditions is limited by the precision of the
manually adjusted variable capacitor.  The precision of a manually adjusted variable
capacitor would undoubtedly be worse than the inherent precision of a variable capacitor
since it would be extremely difficult to make small and minute adjustments of a variable
capacitor employing manual means. The apparent high sensitivity of the anti-resonance
cancellation circuit could have resulted in a very narrow range of capacitance for the
variable capacitor to achieve optimal cancellation. This could be beyond the precision of
a manually adjusted variable capacitor.
5.6 Summary
The fabricated fourth order BP CT '6 modulator employing SAW resonators was
tested. A testing strategy was defined. The functionality of the modulator was initially
confirmed by testing the modulator with RLC resonators at a centre frequency of 1 MHz.
Clear noise shaping could be seen at the output spectrum of the modulator. Having
confirmed the functionality of the modulator, a 1 MHz RLC resonator was replaced with
a 1 MHz crystal resonator with anti-resonance cancellation network. It was then tested on
two separate occasions.  On both occasions, clear noise shaping could not be seen. During
the testing of the modulator, the anti-resonance cancellation circuit has been observed to
be highly sensitive. Simulations performed on the anti-resonance cancellation circuit
seem to support this observation. This may be the reason behind the difficulty in
obtaining optimal tuning with the variable capacitor and the low repeatability of results
experienced in the testing of the modulator.
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Chapter 6 - Conclusion
In this chapter, a summary of the thesis and the conclusions that were arrived at
are presented. It also looks at ways to improve the fourth order BP CT '6 modulator
employing SAW resonators in the future.
6.1 Conclusions
A fourth order BP CT '6 modulator employing SAW resonators has been
designed, implemented and tested. The CT loop filter transfer function was derived from
the loop filter of the double integration DT '6 modulator using impulse invariant
transformation. Hence, the CT modulator would exhibit the same noise shaping
characteristics as its DT counterpart. The anti-resonance cancellation circuit and Shoaei’s
multi-feedback architecture were needed to realize the modulator. The structure
modulator was simulated in Simulink of Matlab. It showed clear noise shaping.  The
modulator was implemented in 0.8um BYR technology. Clear noise shaping was seen in
its post layout simulation. The functionality of the modulator chip was confirmed when
its spectrum showed clear noise shaping with 1 MHz RLC resonators. A 1 MHz RLC
resonator was later replaced with a 1 MHz crystal resonator and with anti-resonance
cancellation network. It was then tested in two separate testing sessions to allow for
another attempt for optimal tuning of the compensation capacitor, VC1. This was in
response to the high sensitivity of the anti-resonance cancellation circuit observed in
testing. On both occasions, clear noise shaping could not be seen. It was then decided that
the testing of the modulator would stop at this stage. The possible reasons behind this
observation were investigated in Chapter 5.
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6.2 Future Work
Testing of the fourth order BP CT '6 modulator employing SAW resonators has
revealed possible weaknesses in the anti-resonance cancellation circuit. The anti-
resonance cancellation circuit was found to be highly sensitive to small variations in
capacitance and external disturbances. It makes optimal tuning of the variable capacitor
difficult and results in low repeatability of results. Future work could look into making
the anti-resonance cancellation circuit more robust.
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A.1 Impulse Invariant Transformation Table for Second Order
































         NRZ








































A.2 Impulse Invariant Transformation Table for Fourth Order

















































































































B.1 Matlab Code for Calculation of Feedback Coefficients – HRZ and
       RZ DAC
Source : pages 40 and 41 from (Cherry, 1999)
Comments : Modified by Sun Wai Hoong for calculation of feedback coefficients for
SAW-employing fourth order BP CT '6 modulator.
%Matlab for multifeedback modulators
w0=pi/2;
%Do 2nd-order NRZ system









%Below: (z^2+1)/(z^2+1) for multiplying 2nd order coeffs by




%Do 4th-order NRZ system



























B.2 Matlab Code for Calculation of Feedback Coefficients – HRZ and
       NZ DAC
Source : pages 40 and 41 from (Cherry, 1999)
Comments : Modified by Sun Wai Hoong for calculation of feedback coefficients for
SAW-employing fourth order BP CT '6 modulator.
%Matlab for multifeedback modulators
w0=pi/2;
%Do 2nd-order NRZ system









%Below: (z^2+1)/(z^2+1) for multiplying 2nd order coeffs by




%Do 4th-order NRZ system



























B.3 Simulink Model for Half Return to Zero DAC
Source : Matlab
Comments : Modified by Sun Wai Hoong to simulate Half Return to Zero DAC in
                    Simulink
function [sys,x0,str,ts] = mixedm(t,x,u,flag)
%MIXEDM An example integrator followed by unit delay M-file S-function
%   Example M-file S-function implementing a hybrid system consisting
%   of a continuous integrator (1/s) in series with a unit delay (1/z).
%
%   See sfuntmpl.m for a general S-function template.
%
%   See also SFUNTMPL.
%   Copyright (c) 1990-1998 by The MathWorks, Inc. All Rights Reserved.
%   $Revision: 1.24 $





  % Initialization %
  %%%%%%%%%%%%%%%%%%
  case 0
    [sys,x0,str,ts]=mdlInitializeSizes(dperiod,doffset);
  %%%%%%%%%%%%%%%
  % Derivatives %
  %%%%%%%%%%%%%%%
  %case 1
  %  sys=mdlDerivatives(t,x,u);
  %%%%%%%%%%
  % Update %
  %%%%%%%%%%
  %case 2,
  %  sys=mdlUpdate(t,x,u,dperiod,doffset);
  %%%%%%%%%%
  % Output %
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  %%%%%%%%%%
  case 3
    sys=mdlOutputs(t,x,u,doffset,dperiod);
  %%%%%%%%%%%%%
  % Terminate %
  %%%%%%%%%%%%%
  case {1, 2, 4, 9}
    sys = [];       % do nothing
  otherwise











sizes.NumContStates  = 0;
sizes.NumDiscStates  = 0;
sizes.NumOutputs     = 1;




x0  = [];
str = [];




















% next discrete state is output of the integrator
%if abs(round((t - doffset)/dperiod) - (t - doffset)/dperiod) < 1e-8
%  sys = x(1);
%else










% Return output of the unit delay if we have a
% sample hit within a tolerance of 1e-8. If we
% don't have a sample hit then return [] indicating
% that the output shouldn't change.
if (t - doffset)/dperiod - floor((t - doffset)/dperiod) < dperiod/2
  sys = 0;
else




B.4 Simulink Model for Return to Zero DAC
Source : Matlab
Comments : Modified by Sun Wai Hoong to simulate Return to Zero DAC in
                    Simulink
function [sys,x0,str,ts] = mixedm(t,x,u,flag)
%MIXEDM An example integrator followed by unit delay M-file S-function
%   Example M-file S-function implementing a hybrid system consisting
%   of a continuous integrator (1/s) in series with a unit delay (1/z).
%
%   See sfuntmpl.m for a general S-function template.
%
%   See also SFUNTMPL.
%   Copyright (c) 1990-1998 by The MathWorks, Inc. All Rights Reserved.
%   $Revision: 1.24 $





  % Initialization %
  %%%%%%%%%%%%%%%%%%
  case 0
    [sys,x0,str,ts]=mdlInitializeSizes(dperiod,doffset);
  %%%%%%%%%%%%%%%
  % Derivatives %
  %%%%%%%%%%%%%%%
  %case 1
  %  sys=mdlDerivatives(t,x,u);
  %%%%%%%%%%
  % Update %
  %%%%%%%%%%
  %case 2,
  %  sys=mdlUpdate(t,x,u,dperiod,doffset);
  %%%%%%%%%%
  % Output %
  %%%%%%%%%%
  case 3
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    sys=mdlOutputs(t,x,u,doffset,dperiod);
  %%%%%%%%%%%%%
  % Terminate %
  %%%%%%%%%%%%%
  case {1, 2, 4, 9}
    sys = [];       % do nothing
  otherwise











sizes.NumContStates  = 0;
sizes.NumDiscStates  = 0;
sizes.NumOutputs     = 1;




x0  = [];
str = [];




















% next discrete state is output of the integrator
%if abs(round((t - doffset)/dperiod) - (t - doffset)/dperiod) < 1e-8
%  sys = x(1);
%else










% Return output of the unit delay if we have a
% sample hit within a tolerance of 1e-8. If we
% don't have a sample hit then return [] indicating
% that the output shouldn't change.
if (t - doffset)/dperiod - floor((t - doffset)/dperiod) < dperiod/2
  sys = u;
else




B.5 Matlab Code for Calculation of SNR
Author : Wang Xiaofeng
Source : Micromechanical resonator based bandpass sigma-delta modulator. Master’s
              thesis. National University of Singapore, Singapore.
% --- Macro definition ---
% Receive the data from the work space




% N is the number of the samples; it should be power of 2.
OSR = 64;
% OSR is the oversampling ratio
BW = N/2/OSR;
% BW is the interest bandwidth
Fs = 1;
% Fs is the sampling frequency. It should be 1 after normalization.
BWbb = round(0.25*N-BW/2);
% BW beginning bin
BWeb = round(0.25*N+BW/2);
% BW ending bin
% --- Macro definition end ---





% (signal,sample number,sampling frequency,window,overlap number)
Pyy = Pxx*norm(w)^2/sum(w)^2*2;
% De-normalization of the hanning windowing
% --- Power spectrum calculation end ---
% --- SNR calculation ---
total_power = sum(Pyy(BWbb:BWeb));
% Total power of the interest bandwidth
[sigpw,fsigbintmp] = max(Pyy(BWbb:BWeb));
fsigbin = fsigbintmp + BWbb -1;
% Find the signal bin fsigbin
% Find the signal beginning bin
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sbb = fsigbin;
while (Pyy(sbb-1) < Pyy(sbb)) & (sbb>BWbb);
    sbb = sbb-1;
end
% Find the signal ending bin
seb = fsigbin;
while (Pyy(seb+1) < Pyy(seb)) & (seb<BWeb);
    seb = seb+1;
end
% Calculate the total signal power
%signal_power = sigpw;
signal_power=sum(Pyy(sbb:seb));
% Calculate the total noise power
noise_power = total_power - sum(Pyy(sbb:seb)) + [Pyy(sbb-1)+Pyy(seb+1)]/2*(seb-sbb);
% Calculate the SNR
SNR = 10*log10(signal_power/noise_power)





C.1 Verilog HDL Code for “And” Gate
// Verilog HDL for “VerilogLib”, “and2” “behavioral”




and (Y, A, B);
endmodule
C.2 Verilog HDL Code for D Flip Flop
//Verilog HDL for “VerilogLib”, “dff” “behavioral”















C.3 Verilog HDL Code for Inverter








D.1 Data Sheet of RFM’s R02108 SAW Resonator
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